

3-W High-Voltage Switchmode Regulator

Features

- 10- to 120-V Input Range
- Current-Mode Control
- On-chip 200-V, 7- Ω MOSFET Switch
- $\overline{\text{SHUTDOWN}}$ and RESET
- High Efficiency Operation (> 80%)
- Internal Start-Up Circuit
- Internal Oscillator (1 MHz)


Description

The Si9102 high-voltage switchmode regulator is a monolithic BiC/DMOS integrated circuit which contains most of the components necessary to implement a high-efficiency dc-to-dc converter up to 3 watts. It can either be operated from a low-voltage dc supply, or directly from a 10- to 120-V unregulated dc power source.

This device may be used with an appropriate transformer to implement most single-ended isolated power converter topologies (i.e., flyback and forward).

The Si9102 is available in 14-pin plastic DIP and 20-pin PLCC packages, and is specified over the D suffix (-40 to 85°C) temperature range.

Functional Block Diagram



Note: Figures in parenthesis represent pin numbers for 20-pin package.

Si9102

Absolute Maximum Ratings

Voltages Referenced to $-V_{IN}$ ($V_{CC} < +V_{IN} + 0.3$ V)	Operating Temperature	-40 to 85°C
V_{CC}	Junction Temperature (T_J)		150°C
$+V_{IN}$	Power Dissipation (Package) ^a		
V_{DS}	14-Pin Plastic DIP (J Suffix) ^b		750 mW
I_D (Peak) (Note: 300 μ s pulse, 2% duty cycle)	20-Pin PLCC (N Suffix) ^c		1400 mW
I_D (rms)	Thermal Impedance (Θ_{JA})		
Logic Inputs (RESET, SHUTDOWN, OSC IN)	14-Pin Plastic DIP		167°C/W
Linear Inputs	20-Pin PLCC		90°C/W
(FEEDBACK, SOURCE)			
HV Pre-Regulator Input Current (continuous)			
Storage Temperature			

- Notes
- a. Device mounted with all leads soldered or welded to PC board.
 - b. Derate 6 mW/°C above 25°C
 - c. Derate 11.2 mW/°C above 25°C

Recommended Operating Range

Voltages Referenced to $-V_{IN}$	$+V_{IN}$		10 V to 120 V
V_{CC}	f_{OSC}		40 kHz to 1 MHz
R_{OSC}	Digital Inputs		0 to V_{CC}
Linear Inputs			

Specifications^a

Parameter	Symbol	Test Conditions Unless Otherwise Specified DISCHARGE = $-V_{IN} = 0$ V $V_{CC} = 10$ V, $+V_{IN} = 48$ V $R_{BIAS} = 390$ k Ω , $R_{OSC} = 330$ k Ω	Temp ^b	Limits D Suffix -40 to 85°C			Unit
				Min ^d	Typ ^c	Max ^d	
Reference							
Output Voltage	V_R	OSC IN = $-V_{IN}$ (OSC Disabled) $R_L = 10$ M Ω	Room Full	3.92 3.86	4.0	4.08 4.14	V
Output Impedance ^e	Z_{OUT}		Room	15	30	45	k Ω
Short Circuit Current	I_{SREF}	$V_{REF} = -V_{IN}$	Room	70	100	130	μ A
Temperature Stability ^e	T_{REF}		Full		0.5	1.0	mV/°C
Oscillator							
Maximum Frequency ^e	f_{MAX}	$R_{OSC} = 0$	Room	1	3		MHz
Initial Accuracy	f_{OSC}	$R_{OSC} = 330$ k Ω ^g	Room	80	100	120	kHz
		$R_{OSC} = 150$ k Ω ^g	Room	160	200	240	
Voltage Stability	$\Delta f/f$	$\Delta f/f = f(13.5$ V) - $f(9.5$ V)/ $f(9.5$ V)	Room		10	15	%
Temperature Coefficient ^e	T_{OSC}		Full		200	500	ppm/°C
Error Amplifier							
Feedback Input Voltage	V_{FB}	FB Tied to COMP OSC IN = $-V_{IN}$ (OSC Disabled)	Room	3.96	4.00	4.04	V
Input BIAS Current	I_{FB}	OSC IN = $-V_{IN}$, $V_{FB} = 4$ V, OSC IN = $-V_{IN}$ (OSC Disabled)	Room		25	500	nA
Open Loop Voltage Gain ^e	A_{VOL}		Room	60	80		dB
Unity Gain Bandwidth ^e	BW		Room	0.7	1		MHz
Dynamic Output Impedance ^e	Z_{OUT}		Room		1000	2000	Ω

Specifications^a

Parameter	Symbol	Test Conditions Unless Otherwise Specified DISCHARGE = $-V_{IN} = 0\text{ V}$ $V_{CC} = 10\text{ V}$, $+V_{IN} = 48\text{ V}$ $R_{BIAS} = 390\text{ k}\Omega$, $R_{OSC} = 330\text{ k}\Omega$	Temp ^b	Limits D Suffix -40 to 85°C			Unit
				Min ^d	Typ ^c	Max ^d	
Error Amplifier (Cont'd)							
Output Current	I_{OUT}	Source ($V_{FB} = 3.4\text{ V}$)	Room		-2.0	-1.4	mA
Input OFFSET Voltage	V_{OS}	OSC IN = $-V_{IN}$ (OSC Disabled)	Room		± 15	± 40	mV
Output Current	I_{OUT}	Sink ($V_{FB} = 4.5\text{ V}$)	Room	0.12	0.15		mA
Power Supply Rejection	PSRR	$9.5\text{ V} \leq V_{CC} \leq 13.5\text{ V}$	Room	50	70		dB
Current Limit							
Threshold Voltage	V_{SOURCE}	$R_L = 100\ \Omega$ from DRAIN to V_{CC} $V_{FB} = 0\text{ V}$	Room	1.0	1.2	1.4	V
Delay to Output ^e	t_d	$R_L = 100\ \Omega$ from DRAIN to V_{CC} $V_{SOURCE} = 1.5\text{ V}$, See Figure 1	Room		100	200	ns
Pre-Regulator/Start-Up							
Input Voltage	$+V_{IN}$	$I_{IN} = 100\ \mu\text{A}$	Room			120	V
Input Leakage Current	$+I_{IN}$	$V_{CC} \geq 10\text{ V}$	Room			10	μA
Pre-Regulator Start-Up Current	I_{START}	Pulse Width $\leq 300\ \mu\text{s}$, $V_{CC} = 7\text{ V}$	Room	8	15		mA
V_{CC} Pre-Regulator Turn-Off Threshold Voltage	V_{REG}	$I_{PRE-REGULATOR} = 10\ \mu\text{A}$	Room	7.8	9.4	9.7	V
Undervoltage Lockout	V_{UVLO}	$R_L = 100\ \Omega$ from DRAIN to V_{CC} See Detailed Description	Room	7.0	8.8	9.2	
V_{REG} , $-V_{UVLO}$	V_{DELTA}		Room	0.3	0.6		
Supply							
Supply Current	I_{CC}		Room	0.45	0.6	1.0	mA
Bias Current	I_{BIAS}		Room	10	15	20	μA
Logic							
SHUTDOWN Delay ^e	t_{SD}	$V_{SOURCE} = -V_{IN}$, See Figure 2	Room		50	100	ns
SHUTDOWN Pulse Width ^e	t_{SW}	See Figure 3	Room	50			
RESET Pulse Width ^e	t_{RW}		Room	50			
Latching Pulse Width the SHUTDOWN and RESET Low	t_{LW}		Room	25			
Input Low Voltage	V_{IL}			Room			2.0
Input High Voltage	V_{IH}		Room	8.0			
Input Current Input Voltage High	I_{IH}	$V_{IN} = 10\text{ V}$	Room		1	5	μA
Input Current Input Voltage Low	I_{IL}	$V_{IN} = 0\text{ V}$	Room	-35	-25		

Si9102

Specifications^a

Parameter	Symbol	Test Conditions Unless Otherwise Specified DISCHARGE = $-V_{IN} = 0\text{ V}$ $V_{CC} = 10\text{ V}$, $+V_{IN} = 48\text{ V}$ $R_{BIAS} = 390\text{ k}\Omega$, $R_{OSC} = 330\text{ k}\Omega$	Temp ^b	Limits D Suffix -40 to 85°C			Unit
				Min ^d	Typ ^c	Max ^d	
MOSFET Switch							
Breakdown Voltage	$V_{BR(DSS)}$	$I_{DRAIN} = 100\text{ }\mu\text{A}$	Full	200	220		V
Drain-Source On Resistance ^f	$r_{DS(on)}$	$I_{DRAIN} = 100\text{ mA}$	Room			7	Ω
Drain Off Leakage Current	I_{DSS}	$V_{DRAIN} = 100\text{ V}$	Room		5	10	μA
Drain Capacitance	C_{DS}		Room		35		pF

Notes

- Refer to PROCESS OPTION FLOWCHART for additional information.
- Room = 25°C, Full = as determined by the operating temperature suffix.
- Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.
- The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
- Guaranteed by design, not subject to production test.
- Temperature coefficient of $r_{DS(on)}$ is 0.75% per °C, typical.
- C_{STRAY} Pin 8 = $\leq 5\text{ pF}$

Timing Waveforms




Figure 1.




Figure 2.







Figure 3.

Typical Characteristics



Pin Configurations


PDIP-14



Top View

Order Number
Plastic DIP: Si9102DJ

PLCC-20



Top View

Order Number
Plastic PLCC: Si9102DN

Function	Pin	
	14-Pin DIP	20-Pin PLCC*
BIAS	1	2
+V _{IN}	2	3
DRAIN	3	5
SOURCE	4	7
-V _{IN}	5	8
V _{CC}	6	9
OSC OUT	7	10
OSC IN	8	11
DISCHARGE	9	12
V _{REF}	10	14
SHUTDOWN	11	16
RESET	12	17
COMP	13	18
FB	14	20

*Pins 1, 4, 6, 13, 15, and 19 = N/C

Si9102

Detailed Description

Pre-Regulator/Start-Up Section

Due to the low quiescent current requirement of the Si9102 control circuitry, bias power can be supplied from the unregulated input power source, from an external regulated low-voltage supply, or from an auxiliary “bootstrap” winding on the output inductor or transformer.

When power is first applied during start-up, $+V_{IN}$ will draw a constant current. The magnitude of this current

is determined by a high-voltage depletion MOSFET device which is connected between $+V_{IN}$ and V_{CC} . This start-up circuitry provides initial power to the IC by charging an external bypass capacitance connected to the V_{CC} pin. The constant current is disabled when V_{CC} exceeds 9.4 V. If V_{CC} is not forced to exceed the 9.4-V threshold, then V_{CC} will be regulated to a nominal value of 9.4 V by the pre-regulator circuit.

As the supply voltage rises toward the normal operating conditions, an internal undervoltage (UV) lockout circuit keeps the output MOSFET disabled until V_{CC} exceeds the undervoltage lockout threshold (typically 8.8-V). This guarantees that the control logic will be functioning properly and that sufficient gate drive voltage is available before the MOSFET turns on. The design of the IC is such that the undervoltage lockout threshold will not exceed the pre-regulator turn-off voltage. Power dissipation can be minimized by providing an external power source to V_{CC} such that the constant current source is always disabled.

Note: During start-up or when V_{CC} drops below 9.4-V the start-up circuit is capable of sourcing up to 20 mA. This may lead to a high level of power dissipation in the IC (for a 48-V input, approximately 1 W). Excessive start-up time caused by external loading of the V_{CC} supply can result in device damage. Figure 4 gives the typical pre-regulator current at start-up as a function of input voltage.

BIAS

To properly set the bias for the Si9102, a 390-k Ω resistor should be tied from BIAS to $-V_{IN}$. This determines the magnitude of bias current in all of the analog sections and the pull-up current for the SHUTDOWN and RESET pins. The current flowing in the bias resistor is nominally 15 μ A.

Reference Section

The reference section of the Si9102 consists of a temperature compensated buried zener and trimmable divider network. The output of the reference section is connected internally to the non-inverting input of the error amplifier. Nominal reference output voltage is 4 V. The trimming procedure that is used on the Si9102 brings the output of the error amplifier (which is configured for unity gain during trimming) to within $\pm 1\%$ of 4 V. This automatically compensates for the input offset voltage in the error amplifier.

The output impedance of the reference section has been purposely made high so that a low impedance external voltage source can be used to override the internal voltage source, if desired, without otherwise altering the performance of the device.

Error Amplifier

Closed-loop regulation is provided by the error amplifier, which is intended for use with “around-the-amplifier” compensation. A MOS differential input stage provides for low input current. The noninverting input to the error amplifier (V_{REF}) is internally connected to the output of the reference supply and should be bypassed with a small capacitor to ground.

Oscillator Section

The oscillator consists of a ring of CMOS inverters, capacitors, and a capacitor discharge switch. Frequency is set by an external resistor between the OSC in and OSC out pins. (See Figure 5 for details of resistor value vs. frequency.) The DISCHARGE pin should be tied to $-V_{IN}$ for normal internal oscillator operation. A frequency divider in the logic section limits switch duty cycle to $\leq 50\%$ by locking the switching frequency to one half of the oscillator frequency.

Remote synchronization can be accomplished by capacitive coupling of a synchronization pulse into the OSC IN terminal. For a 5-V pulse amplitude and 0.5- μ s pulse width, typical values would be 100 pF in series with 3 k Ω to OSC IN.

