Siliconix Si9102

3-W High-Voltage Switchmode Regulator

Features

- 10- to 120-V Input Range
- Current-Mode Control
- On-chip 200-V, 7-Ω MOSFET Switch
- SHUTDOWN and RESET
- High Efficiency Operation (> 80%)
- Internal Start-Up Circuit
- Internal Oscillator (1 MHz)


Description

The Si9102 high-voltage switchmode regulator is a monolithic BiC/DMOS integrated circuit which contains most of the components necessary to implement a high-efficiency dc-to-dc converter up to 3 watts. It can either be operated from a low-voltage dc supply, or directly from a 10- to 120-V unregulated dc power source.

This device may be used with an appropriate transformer to implement most single-ended isolated power converter topologies (i.e., flyback and forward).

The Si9102 is available in 14-pin plastic DIP and 20-pin PLCC packages, and is specified over the D suffix (-40 to 85°C) temperature range.

Functional Block Diagram



Note: Figures in parenthesis represent pin numbers for 20-pin package.

Si9102 Siliconix

Absolute Maximum Ratings

Voltages Referenced to $-V_{IN} (V_{CC} < +V_{IN} + 0.3 V)$
$V_{CC} \ \dots \ 15 \ V$
+V _{IN} 120 V
$V_{DS} \ \dots \qquad \qquad 200 \ V$
I_D (Peak) (Note: 300 μs pulse, 2% duty cycle) $\ldots \ldots 2~A$
$I_D (rms) \dots \qquad \qquad 250 \; mA$
$\frac{\text{Logic Inputs (RESET,}}{\text{SHUTDOWN, OSC IN)}} \dots \dots -0.3 \text{ V to V}_{\text{CC}} + 0.3 \text{ V}$
Linear Inputs (FEEDBACK, SOURCE)0.3 V to 7 V
HV Pre-Regulator Input Current (continuous) 3 mA
Storage Temperature65 to 125°C

Notes

- a. Device mounted with all leads soldered or welded to PC board.
- b. Derate 6 mW/°C above 25°C
- c. Derate 11.2 mW/°C above 25°C

Recommended Operating Range

Voltages Referenced to $-V_{IN}$
V_{CC}
R_{OSC}
Linear Inputs $\dots \dots 0$ to 7 V

+V _{IN}	 10 V to 120 V
f _{OSC}	 $40\mathrm{kHz}$ to $1\mathrm{MHz}$
Digital Inputs	0 to Vcc

Specifications^a

		Test Conditions Unless Otherwise Specified		Limits D Suffix -40 to 85°C			
Parameter	Symbol	$\begin{aligned} \text{DISCHARGE} &= -\text{V}_{\text{IN}} = 0 \text{ V} \\ \text{V}_{\text{CC}} &= 10 \text{ V}, +\text{V}_{\text{IN}} = 48 \text{ V} \\ \text{R}_{\text{BIAS}} &= 390 \text{ k}\Omega, \text{R}_{\text{OSC}} = 330 \text{ k}\Omega \end{aligned}$	Temp ^b	Min ^d	Турс	Max ^d	Unit
Reference							
Output Voltage	V_{R}	$ \begin{array}{c} \text{OSC IN} = - \text{ V}_{\text{IN}} \left(\text{OSC Disabled} \right) \\ \text{R}_{L} = 10 \text{ M}\Omega \end{array} $	Room Full	3.92 3.86	4.0	4.08 4.14	V
Output Impedance ^e	Z _{OUT}		Room	15	30	45	kΩ
Short Circuit Current	I _{SREF}	$V_{REF} = -V_{IN}$	Room	70	100	130	μΑ
Temperature Stability ^e	T_{REF}	Fu			0.5	1.0	mV/°C
Oscillator	•			•			
Maximum Frequencye	f_{MAX}	$R_{OSC} = 0$	Room	1	3		MHz
Initial Acquirage		$R_{OSC} = 330 \text{ k}\Omega^g$	Room	80	100	120	kHz
Initial Accuracy	fosc	$R_{OSC} = 150 \text{ k}\Omega^g$	Room	160	200	240	КПХ
Voltage Stability	$\Delta \mathrm{f}/\mathrm{f}$	$\Delta f/f = f(13.5 \text{ V}) - f(9.5 \text{ V})/f(9.5 \text{ V})$	Room		10	15	%
Temperature Coefficient ^e	T _{OSC}		Full		200	500	ppm/°C
Error Amplifier	•						
Feedback Input Voltage	V_{FB}	FB Tied to COMP OSC IN = $-V_{IN}$ (OSC Disabled)	Room	3.96	4.00	4.04	V
Input BIAS Current	I_{FB}		Room		25	500	nA
Open Loop Voltage Gain ^e	A _{VOL}	$OSC IN = -V_{IN}, V_{FB} = 4 V,$	Room	60	80		dB
Unity Gain Bandwidthe	BW	$OSC IN = -V_{IN} (OSC Disabled)$	Room	0.7	1		MHz
Dynamic Output Impedance ^e	Z _{OUT}	1	Room		1000	2000	Ω

TEMIC

Siliconix Si9102

$Specifications^{a} \\$

		Test Conditions Unless Otherwise Specified		Limits D Suffix -40 to 85°C		85°C	
Parameter	Symbol	$\begin{split} \text{DISCHARGE} &= -V_{\text{IN}} = 0 \text{ V} \\ V_{\text{CC}} &= 10 \text{ V}, +V_{\text{IN}} = 48 \text{ V} \\ R_{\text{BIAS}} &= 390 \text{ k}\Omega, R_{\text{OSC}} = 330 \text{ k}\Omega \end{split}$	Temp ^b	Min ^d	Турс	Max ^d	Unit
Error Amplifier (Cont'd)	Error Amplifier (Cont'd)						
Output Current	I _{OUT}	Source ($V_{FB} = 3.4 \text{ V}$)	Room		-2.0	-1.4	mA
Input OFFSET Voltage	V _{OS}	$OSC IN = -V_{IN} (OSC Disabled)$	Room		±15	±40	mV
Output Current	I _{OUT}	$Sink (V_{FB} = 4.5 V)$	Room	0.12	0.15		mA
Power Supply Rejection	PSRR	$9.5 \text{ V} \le \text{V}_{\text{CC}} \le 13.5 \text{ V}$	Room	50	70		dB
Current Limit			•			•	
Threshold Voltage	V _{SOURCE}	R_L = 100 Ω from DRAIN to V_{CC} V_{FB} = 0 V	Room	1.0	1.2	1.4	V
Delay to Output ^e	t _d	$R_L = 100 \Omega$ from DRAIN to V_{CC} $V_{SOURCE} = 1.5 V$, See Figure 1	Room		100	200	ns
Pre-Regulator/Start-Up							
Input Voltage	+V _{IN}	$I_{IN} = 100 \mu\text{A}$	Room			120	V
Input Leakage Current	+I _{IN}	$V_{CC} \ge 10 \text{ V}$	Room			10	μΑ
Pre-Regulator Start-Up Current	I _{START}	Pulse Width $\leq 300 \mu\text{s}$, $V_{CC} = 7 \text{V}$	Room	8	15		mA
V _{CC} Pre-Regulator Turn-Off Threshold Voltage	V _{REG}	$I_{PRE-REGULATOR}$ = 10 μA	Room	7.8	9.4	9.7	
Undervoltage Lockout	V _{UVLO}	$R_L = 100 \Omega$ from DRAIN to V_{CC} See Detailed Description	Room	7.0	8.8	9.2	V
V_{REG} , $-V_{UVLO}$	V _{DELTA}		Room	0.3	0.6		
Supply							
Supply Current	I_{CC}		Room	0.45	0.6	1.0	mA
Bias Current	I _{BIAS}		Room	10	15	20	μΑ
Logic							
SHUTDOWN Delay ^e	t _{SD}	$V_{\text{SOURCE}} = -V_{\text{IN}}$, See Figure 2	Room		50	100	
SHUTDOWN Pulse Widthe	t _{SW}		Room	50			
RESET Pulse Widthe	t _{RW}	See Figure 3 Room 50			ns		
Latching Pulse Widthe SHUTDOWN and RESET Low	t_{LW}	Sec 1 iguite 3	Room	25			
Input Low Voltage	V _{IL}	Room				2.0	17
Input High Voltage	V _{IH}		Room	8.0			V
Input Current Input Voltage High	I_{IH}	$V_{IN} = 10 \text{ V}$	Room		1	5	^
Input Current Input Voltage Low	I_{IL}	$V_{IN} = 0 V$	Room	-35	-25		μΑ

Si9102 **Siliconix**


Specifications^a

		Test Conditions Unless Otherwise Specified		Limits D Suffix -40 to 85°C		85°C	
Parameter	Symbol	$\begin{aligned} \text{DISCHARGE} &= -V_{\text{IN}} = 0 \text{ V} \\ V_{\text{CC}} &= 10 \text{ V}, +V_{\text{IN}} = 48 \text{ V} \\ R_{\text{BIAS}} &= 390 \text{ k}\Omega, R_{\text{OSC}} = 330 \text{ k}\Omega \end{aligned}$	Temp ^b	Min ^d	Турс	Max ^d	Unit
MOSFET Switch							
Breakdown Voltage	V _{BR(DSS)}	$I_{DRAIN} = 100 \mu A$	Full	200	220		V
Drain-Source On Resistance ^f	r _{DS(on)}	$I_{DRAIN} = 100 \text{ mA}$	Room			7	Ω
Drain Off Leakage Current	I _{DSS}	$V_{DRAIN} = 100 V$	Room		5	10	μΑ
Drain Capacitance	C_{DS}		Room		35		pF

Notes

- Refer to PROCESS OPTION FLOWCHART for additional information.
- Room = 25°C, Full = as determined by the operating temperature suffix. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.
- The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
- Guaranteed by design, not subject to production test. Temperature coefficient of $r_{DS(on)}$ is 0.75% per °C, typical.
- $C_{STRAY} Pin 8 = \le 5 pF$

Timing Waveforms



 $t_f \leq 10 \text{ ns}$ **SHUTDOWN** t_{SD} V_{CC} DRAIN 10%

Figure 1.

Figure 2.






Figure 3.

Siliconix Si9102


Typical Characteristics






Pin Configurations





Order Number Plastic DIP: Si9102DJ

PLCC-20



Top View

Order Number Plastic PLCC: Si9102DN

	Pin			
Function	14-Pin DIP	20-Pin PLCC*		
BIAS	1	2		
+V _{IN}	2	3		
DRAIN	3	5		
SOURCE	4	7		
$-V_{IN}$	5	8		
V_{CC}	6	9		
OSC OUT	7	10		
OSC IN	8	11		
DISCHARGE	9	12		
$V_{ m REF}$	10	14		
SHUTDOWN	11	16		
RESET	12	17		
COMP	13	18		
FB	14	20		
*Pins 1, 4, 6, 13, 1	5. and 19 = N/C			

P-34984—Rev. D (04/18/94)

5

Si9102 Siliconix

Detailed Description

Pre-Regulator/Start-Up Section

Due to the low quiescent current requirement of the Si9102 control circuitry, bias power can be supplied from the unregulated input power source, from an external regulated low-voltage supply, or from an auxiliary "bootstrap" winding on the output inductor or transformer.

When power is first applied during start-up, $+V_{IN}$ will draw a constant current. The magnitude of this current

is determined by a high-voltage depletion MOSFET device which is connected between $+V_{IN}$ and V_{CC} . This start-up circuitry provides initial power to the IC by charging an external bypass capacitance connected to the V_{CC} pin. The constant current is disabled when V_{CC} exceeds 9.4 V. If V_{CC} is not forced to exceed the 9.4-V threshold, then V_{CC} will be regulated to a nominal value of 9.4 V by the pre-regulator circuit.

As the supply voltage rises toward the normal operating conditions, an internal undervoltage (UV) lockout circuit keeps the output MOSFET disabled until V_{CC} exceeds the undervoltage lockout threshold (typically 8.8-V). This guarantees that the control logic will be functioning properly and that sufficient gate drive voltage is available before the MOSFET turns on. The design of the IC is such that the undervoltage lockout threshold will not exceed the pre-regulator turn-off voltage. Power dissipation can be minimized by providing an external power source to V_{CC} such that the constant current source is always disabled.

Note: During start-up or when V_{CC} drops below 9.4-V the start-up circuit is capable of sourcing up to 20 mA. This may lead to a high level of power dissipation in the IC (for a 48-V input, approximately 1 W). Excessive start-up time caused by external loading of the V_{CC} supply can result in device damage. Figure 4 gives the typical pre-regulator current at start-up as a function of input voltage.

BIAS

To properly set the bias for the Si9102, a 390-k Ω resistor should be tied from BIAS to $-V_{IN}$. This determines the magnitude of bias current in all of the analog sections and the pull-up current for the SHUTDOWN and RESET pins. The current flowing in the bias resistor is nominally 15 μ A.

Reference Section

The reference section of the Si9102 consists of a temperature compensated buried zener and trimmable divider network. The output of the reference section is connected internally to the non-inverting input of the error amplifier. Nominal reference output voltage is 4 V. The trimming procedure that is used on the Si9102 brings the output of the error amplifier (which is configured for unity gain during trimming) to within $\pm 1\%$ of 4 V. This automatically compensates for the input offset voltage in the error amplifier.

The output impedance of the reference section has been purposely made high so that a low impedance external voltage source can be used to override the internal voltage source, if desired, without otherwise altering the performance of the device.

Error Amplifier

Closed-loop regulation is provided by the error amplifier, which is intended for use with "around-the-amplifier" compensation. A MOS differential input stage provides for low input current. The noninverting input to the error amplifier (V_{REF}) is internally connected to the output of the reference supply and should be bypassed with a small capacitor to ground.

Oscillator Section

The oscillator consists of a ring of CMOS inverters, capacitors, and a capacitor discharge switch. Frequency is set by an external resistor between the OSC in and OSC out pins. (See Figure 5 for details of resistor value vs. frequency.) The DISCHARGE pin should be tied to $-V_{IN}$ for normal internal oscillator operation. A frequency divider in the logic section limits switch duty cycle to $\leq 50\%$ by locking the switching frequency to one half of the oscillator frequency.

Remote synchronization can be accomplished by capacitive coupling of a synchronization pulse into the OSC IN terminal. For a 5-V pulse amplitude and 0.5- μ s pulse width, typical values would be 100 pF in series with 3 k Ω to OSC IN.

Siliconix Si9102

Detailed Description (Cont'd)

SHUTDOWN and RESET

SHUTDOWN and RESET are intended for overriding the output MOSFET switch via external control logic. The two inputs are fed through a latch preceding the output switch. Depending on the logic state of RESET. SHUTDOWN can be either a latched or unlatched input. The output is off whenever SHUTDOWN is low. By simultaneously having SHUTDOWN and RESET low, the latch is set and SHUTDOWN has no effect until RESET goes high. The truth table for these inputs is given in Table 1.

Both pins have internal current source pull-ups and should be left disconnected when not in use. An added feature of the current sources is the ability to connect a capacitor and an open-collector driver to the SHUTDOWN or RESET pins to provide variable shutdown time.

Table 1. Truth Table for the SHUTDOWN and RESET Pins

SHUTDOW N	RESET	Output
Н	Н	Normal Operation
Н	7.	Normal Operation (No Change)
L	Н	Off (Not Latched)
L	L	Off (Latched)
.	L	Off (Latched, No Change)

Output Switch

The output switch is a 7- Ω , 200-V lateral DMOS device. Like discrete MOSFETs, the switch contains an intrinsic body-drain diode. However, the body contact in the Si9102 is connected internally to $-V_{IN}$ and is independent of the SOURCE.

Applications

Flyback Converter for Double Battery Telecommunications Power Supplies

